

## DATA SHEET

# NEC

# MOS INTEGRATED CIRCUIT

# $\mu$ PD78095B, 78096B, 78098B

## 8-BIT SINGLE-CHIP MICROCONTROLLERS

### DESCRIPTION

The  $\mu$ PD78095B, 78096B, and 78098B are members of the  $\mu$ PD78098B Subseries of the 78K/0 Series of microcontrollers.

Compared to the  $\mu$ PD78094, 78095, and 78098A, EMI (Electro Magnetic Interference) noise is reduced.

Besides a high-speed and high-performance CPU, each microcontroller has various on-chip peripheral hardware such as ROM, RAM, I/O ports, an IEBus™ controller, an 8-bit resolution A/D converter, an 8-bit resolution D/A converter, a timer, serial interface, real-time output port, interrupt control, etc.

A one-time PROM version ( $\mu$ PD78P098B) that operates in the same power supply voltage as the mask ROM version and various development tools are also provided.

The details of the functions are described in the following user's manuals. Be sure to read them before starting design.

$\mu$ PD78098B Subseries User's Manual: U12761E

78K/0 Series User's Manual – Instructions: U12326E

### FEATURES

- EMI noise reduced version
- Internal high capacity ROM and RAM

Part Number	Item	Program Memory (ROM)	Internal Data Memory			Package
			High-Speed RAM	Buffer RAM	Expanded RAM	
$\mu$ PD78095B		40 Kbytes	1024 bytes	32 bytes	None	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD78096B		48 Kbytes				
$\mu$ PD78098B		60 Kbytes			2048 bytes	

- External memory expansion space: 64 Kbytes
- Minimum instruction execution time can be varied from high-speed (0.48  $\mu$ s) to ultra-low-speed (122  $\mu$ s)
- I/O ports: 69 (N-ch open-drain: 4)
- IEBus controller
  - Effective transmission rate: 3.9 kbps/17 kbps/26 kbps
- 8-bit resolution A/D converter: 8 channels
- 8-bit resolution D/A converter: 2 channels
- Serial interface: 3 channels
  - 3-wire serial I/O/SBI/2-wire serial I/O mode: 1 channel
  - 3-wire serial I/O mode: 1 channel
  - 3-wire serial I/O/UART mode: 1 channel
- Timer: 5 channels
- Supply voltage:  $V_{DD} = 2.7$  to 5.5 V

### APPLICATION FIELDS

Car audio, CD (compact disk) changer, etc.

The information in this document is subject to change without notice.

## ORDERING INFORMATION

Part Number	Package
$\mu$ PD78095BGC-xxx-3B9	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD78096BGC-xxx-3B9	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD78098BGC-xxx-3B9	80-pin plastic QFP (14 × 14 mm)


**Remark** xxx indicates a ROM code suffix.

78K/0 SERIES PRODUCT DEVELOPMENT

These products are a further development in the 78K/0 Series. The designations appearing inside the boxes are subseries names.



Y subseries products are compatible with I<sup>2</sup>C bus.



Note Under planning

The following table shows the differences among subseries functions.

Function Subseries name		ROM capacity	Timer				8-bit	10-bit	8-bit	Serial interface	I/O	V <sub>DD</sub> MIN. value	External expansion			
			8-bit	16-bit	Watch	WDT	A/D	A/D	D/A							
Control	μPD78075B	32K to 40K	4 ch	1 ch	1 ch	1 ch	8 ch	—	2 ch	3 ch (UART: 1 ch)	88	1.8 V	Available			
	μPD78078	48K to 60K									61	2.7 V				
	μPD78070A	—														
	μPD780058	24K to 60K	2 ch	—	—	—	—	—	3 ch (Time division UART: 1 ch)	68	1.8 V	—				
	μPD78058F	48K to 60K								69	2.7 V					
	μPD78054	16K to 60K											3 ch (UART: 1 ch)	2.0 V		
	μPD780034	8K to 32K								—	8 ch				—	3 ch (UART: 1 ch, Time division 3-wire: 1 ch)
	μPD780024									8 ch	—					
	μPD78014H	—								—	—		—	2 ch	53	2.7 V
	μPD78018F	8K to 60K	—	—	—	—	—	1 ch	39	—						
	μPD78014	8K to 32K														
	μPD780001	8K														
	μPD78002	8K to 16K	—	1 ch	—	—	—	53	Available							
μPD78083	—	—	—	—	—	8 ch	—	—	1 ch (UART: 1 ch)	33	1.8 V	—				
Inverter control	μPD780964	8K to 32K	3 ch	<b>Note</b>	—	1 ch	—	8 ch	—	2 ch (UART: 2 ch)	47	2.7 V	Available			
	μPD780924						8 ch	—								
FIP driving	μPD780208	32K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	—	—	2 ch	74	2.7 V	—			
	μPD780228	48K to 60K	3 ch	—	—	—	—	—	—	1 ch	72	4.5 V				
	μPD78044H	32K to 48K	2 ch	1 ch	1 ch					68	2.7 V					
	μPD78044F	16K to 40K	—	—	—	—	—	2 ch								
LCD driving	μPD780308	48K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	—	—	3 ch (Time division UART: 1 ch)	57	2.0 V	—			
	μPD78064B	32K								2 ch (UART: 1 ch)						
	μPD78064	16K to 32K														
IEBus supported	μPD78098B	40K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	—	2 ch	3 ch (UART: 1 ch)	69	2.7 V	Available			
	μPD78098	32K to 60K														
Meter Control	μPD780973	24 to 32K	3 ch	1 ch	1 ch	1 ch	5 ch	—	—	2 ch (UART: 1 ch)	56	4.5 V	—			
LV	μPD78P0914	32K	6 ch	—	—	1 ch	8 ch	—	—	2 ch	54	4.5 V	Available			

**Note** 10-bit timer: 1 channel

Overview of Function

Part number		μPD78095B	μPD78096B	μPD78098B
Internal memory	ROM	40 Kbytes	48 Kbytes	60 Kbytes
	High-speed RAM	1024 bytes		
	Buffer RAM	32 bytes		
	Expanded RAM	None		2048 bytes
Memory space		64 Kbytes		
General registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)		
Minimum instruction cycle		On-chip minimum instruction execution time cycle variable function		
	When main system clock selected	0.5 μs/1.0 μs/2.0 μs/4.0 μs/8.0 μs/16.0 μs (@ 6.0-MHz operation with main system clock)		
	When subsystem clock selected	122 μs (@ 32.768-kHz operation with subsystem clock)		
Instruction set		<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulate (set, reset, test, boolean operation)</li> <li>• BCD adjust, etc.</li> </ul>		
I/O ports		Total : 69 <ul style="list-style-type: none"> <li>• CMOS input : 2</li> <li>• CMOS I/O : 63</li> <li>• N-ch open-drain I/O : 4</li> </ul>		
IEBus controller		Effective transmission rate : 3.9 kbps/17 kbps/26 kbps		
A/D converter		• 8-bit resolution × 8 channels		
D/A converter		• 8-bit resolution × 2 channels		
Serial interface		<ul style="list-style-type: none"> <li>• 3-wire serial I/O/SBI/2-wire serial I/O mode selectable : 1 channel</li> <li>• 3-wire serial I/O mode (on-chip max. 32 bytes automatic data transmit/receive function) : 1 channel</li> <li>• 3-wire serial I/O /UART mode selectable : 1 channel</li> </ul>		
Timer		<ul style="list-style-type: none"> <li>• 16-bit timer/event counter : 1 channel</li> <li>• 8-bit timer/event counter : 2 channels</li> <li>• Watch timer : 1 channel</li> <li>• Watchdog timer : 1 channel</li> </ul>		
Timer output		3 (14-bit PWM output × 1)		
Clock output		15.6 kHz, 31.3 kHz, 62.5 kHz, 125 kHz, 250 kHz, 500 kHz, 1.0 MHz, 2.0 MHz, 4.0 MHz (@ 6.0-MHz operation with main system clock) 32.768 kHz (@ 32.768-kHz operation with subsystem clock)		
Buzzer output		977 Hz, 1.95 kHz, 3.9 kHz, 7.8 kHz (@ 6.0-MHz operation with main system clock)		
Vectored interrupt sources	Maskable	Internal: 14, External: 7		
	Non-maskable	Internal: 1		
	Software	1		
Test input		Internal: 2, External: 1		
Supply voltage		V <sub>DD</sub> = 2.7 to 5.5 V		
Package		80-pin plastic QFP (14 × 14 mm)		

**CONTENTS**

<b>1. PIN CONFIGURATION (TOP VIEW)</b> .....	<b>8</b>
<b>2. BLOCK DIAGRAM</b> .....	<b>10</b>
<b>3. PIN FUNCTIONS</b> .....	<b>11</b>
<b>3.1 Port Pins</b> .....	<b>11</b>
<b>3.2 Non-port Pins</b> .....	<b>13</b>
<b>3.3 Pin I/O Circuits and Recommended Connection of Unused Pins</b> .....	<b>15</b>
<b>4. MEMORY SPACE</b> .....	<b>19</b>
<b>5. PERIPHERAL HARDWARE FUNCTIONS</b> .....	<b>20</b>
<b>5.1 Ports</b> .....	<b>20</b>
<b>5.2 Clock Generator</b> .....	<b>21</b>
<b>5.3 Timer/Event Counter</b> .....	<b>22</b>
<b>5.4 Clock Output Control Circuit</b> .....	<b>24</b>
<b>5.5 Buzzer Output Control Circuit</b> .....	<b>25</b>
<b>5.6 A/D Converter</b> .....	<b>25</b>
<b>5.7 D/A Converter</b> .....	<b>26</b>
<b>5.8 Serial Interfaces</b> .....	<b>26</b>
<b>5.9 Real-Time Output Port</b> .....	<b>28</b>
<b>5.10 IEBus Controller</b> .....	<b>29</b>
<b>6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS</b> .....	<b>30</b>
<b>6.1 Interrupt Functions</b> .....	<b>30</b>
<b>6.2 Test Functions</b> .....	<b>33</b>
<b>7. EXTERNAL DEVICE EXPANSION FUNCTIONS</b> .....	<b>34</b>
<b>8. STANDBY FUNCTION</b> .....	<b>34</b>
<b>9. RESET FUNCTION</b> .....	<b>34</b>
<b>10. INSTRUCTION SET</b> .....	<b>35</b>
<b>11. ELECTRICAL SPECIFICATIONS</b> .....	<b>38</b>
<b>12. CHARACTERISTIC CURVES (REFERENCE VALUES)</b> .....	<b>65</b>
<b>13. PACKAGE DRAWING</b> .....	<b>67</b>


14. RECOMMENDED SOLDERING CONDITIONS ..... 68

APPENDIX A. DEVELOPMENT TOOLS ..... 69

APPENDIX B. RELATED DOCUMENTS ..... 71

1. PIN CONFIGURATION (TOP VIEW)

- 80-pin plastic QFP (14 × 14 mm)  
 μPD78095BGC-xxx-3B9  
 μPD78096BGC-xxx-3B9  
 μPD78098BGC-xxx-3B9




- Cautions**
1. Connect IC (Internally Connected) pin directly to Vss.
  2. The AVDD pin functions as both an A/D converter power supply and port. When the μPD78095B, 78096B, and 78098B are used in applications where the noise generated inside the microcontroller needs to be reduced, connect to another power supply that has the same potential as VDD.
  3. The AVss pin functions as both an A/D converter and D/A converter and port ground. When the μPD78095B, 78096B, and 78098B are used in applications where the noise generated inside the microcontroller needs to be reduced, connect to another ground line than Vss.



A8 to A15	: Address Bus	$\overline{RD}$	: Read Strobe
AD0 to AD7	: Address/Data Bus	$\overline{RESET}$	: Reset
ANI0 to ANI7	: Analog Input	RTP0 to RTP7	: Real-Time Output Port
ANO0, ANO1	: Analog Output	$\overline{RX}$	: Receive Data (IEBus Controller)
ASCK	: Asynchronous Serial Clock	RxD	: Receive Data (UART)
ASTB	: Address Strobe	SB0, SB1	: Serial Bus
AV <sub>DD</sub>	: Analog Power Supply	$\overline{SCK0}$ to $\overline{SCK2}$	: Serial Clock
AV <sub>REF0</sub> , AV <sub>REF1</sub>	: Analog Reference Voltage	SI0 to SI2	: Serial Input
AV <sub>SS</sub>	: Analog Ground	SO0 to SO2	: Serial Output
BUSY	: Busy	STB	: Strobe
BUZ	: Buzzer Clock	TI00, TI01	: Timer Input
IC	: Internally Connected	TI1, TI2	: Timer Input
INTP0 to INTP6	: Interrupt from Peripherals	TO0 to TO2	: Timer Output
P00 to P07	: Port0	$\overline{TX}$	: Transmit Data (IEBus Controller)
P10 to P17	: Port1	TxD	: Transmit Data (UART)
P20 to P27	: Port2	V <sub>DD</sub>	: Power Supply
P30 to P37	: Port3	V <sub>SS</sub>	: Ground
P40 to P47	: Port4	$\overline{WAIT}$	: Wait
P50 to P57	: Port5	$\overline{WR}$	: Write Strobe
P60 to P67	: Port6	X1, X2	: Crystal (Main System Clock)
P70 to P72	: Port7	XT1, XT2	: Crystal (Subsystem Clock)
P120 to P127	: Port12		
P130, P131	: Port13		
PCL	: Programmable Clock		

2. BLOCK DIAGRAM



**Remark** Internal ROM capacity varies depending on the products.

### 3. PIN FUNCTIONS

#### 3.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function	
P00	Input	Port 0 8-bit I/O port	Input only	Input	INTP0/TI00	
P01	Input/ Output		Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	INTP1/TI01
P02						INTP2
P03						INTP3
P04						INTP4
P05						INTP5
P06						INTP6
P07 <sup>Note 1</sup>	Input		Input only	Input	XT1	
P10 to P17	Input/ Output	Port 1 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software. <sup>Note 2</sup>		Input	ANI0 to ANI7	
P20	Input/ Output	Port 2 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	SI1	
P21					SO1	
P22					SCK1	
P23					STB	
P24					BUSY	
P25					SI0/SB0	
P26					SO0/SB1	
P27					SCK0	
P30	Input/ Output	Port 3 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	TO0	
P31					TO1	
P32					TO2	
P33					TI1	
P34					TI2	
P35					PCL	
P36					BUZ	
P37					—	
P40 to P47	Input/ Output	Port 4 8-bit input/output port Input/output can be specified in 8-bit units. When used as an input port, on-chip pull-up resistor can be used by software. Test input flag (KRIF) is set to 1 by falling edge detection.		Input	AD0 to AD7	

- Notes**
1. When using the P07/XT1 pins as an input port, set 1 to bit 6 (FRG) of the processor clock control register (PCC). Do not use the on-chip feedback resistor of the subsystem clock oscillator.
  2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, the internal pull-up resistor is automatically disconnected.

3.1 Port Pins (2/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P50 to P57	Input/Output	Port 5 8-bit input/output port LEDs can be driven directly. Input/output can be specified bit-wise. When used as an input port, on chip pull-up resistor can be used by software.		Input	A8 to A15
P60	Input/Output	Port 6 8-bit input/output port Input/output can be specified bit-wise.	N-ch open-drain input/output port. On-chip pull-up resistor can be specified by mask option. LED can be driven directly.	Input	—
P61					
P62			When used as an input port, on-chip pull-up resistor can be used by software.	Input	RD
P63					WR
P64					WAIT
P65					ASTB
P66					
P67					
P70	Input/Output	Port 7 3-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	SI2/RxD
P71					SO2/TxD
P72					SCK2/ASCK
P120 to P123	Input/Output	Port 12 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	RTP0 to RTP3
P124					RTP4/TX
P125					RTP5/RX
P126, P127					RTP6, RTP7
P130, P131	Input/Output	Port 13 2-bit input/output port Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	ANO0, ANO1

**Caution** Do not perform the following operations for pins that have alternate functions in addition to port during A/D conversion.

The total error rating may be exceeded with the following operations.

- <1> Rewriting the output latch of a port's output when the pin is used as the port.
- <2> Changing the output level of the pin used for an output when the pin is not used as a port.

3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input by which the active edge (rising edge, falling edge, or both rising and falling edges) can be specified.	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial interface serial data input	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	Input/ Output	Serial interface serial data input/output	Input	P25/SI0
SB1				P26/SO0
SCK0	Input/ Output	Serial interface serial clock input/output	Input	P27
SCK1				P22
SCK2				P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24
RxD	Input	Asynchronous serial interface serial data input	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input	Input	P72/SCK2
TI00	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1)		P33
TI2		External count clock input to 8-bit timer (TM2)		P34
TO0	Output	16-bit timer output (TM0) (also used for 14-bit PWM output)	Input	P30
TO1		8-bit timer output (TM1)		P31
TO2		8-bit timer output (TM2)		P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP3	Output	Real-time output port by which data is output in synchronization with a trigger	Input	P120 to P123
RTP4				P124/TX
RTP5				P125/RX
RTP6, RTP7				P126, P127
T $\bar{X}$	Output	IEBus controller data output	Input	P124/RTP4
RX	Input	IEBus controller data input	Input	P125/RTP5

3.2 Non-port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
AD0 to AD7	Input/ Output	Low-order address/data bus at external memory expansion.	Input	P40 to P47
A8 to A15	Output	High-order address bus at external memory expansion.	Input	P50 to P57
$\overline{\text{RD}}$	Output	External memory read operation strobe signal output.	Input	P64
$\overline{\text{WR}}$		External memory write operation strobe signal output.		P65
$\overline{\text{WAIT}}$	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address data output for ports 4 or 5 to access external memory.	Input	P67
AN10 to AN17	Input	A/D converter analog input.	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output.	Input	P130, P131
AV <sub>REF0</sub>	Input	A/D converter reference voltage input.	—	—
AV <sub>REF1</sub>	Input	D/A converter reference voltage input.	—	—
AV <sub>DD</sub>	—	A/D converter analog power supply. (Also used for power supply of ports)	—	—
AV <sub>SS</sub>	—	A/D converter and D/A converter ground potential. (Also used for ground potential of ports)	—	—
RESET	Input	System reset input.	—	—
X1	Input	Main system clock oscillation crystal connection.	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P07
XT2	—		—	—
V <sub>DD</sub>	—	Positive power supply. (Other than ports and analog pins)	—	—
V <sub>SS</sub>	—	Ground potential. (Other than ports and analog pins)	—	—
IC	—	Internally connected. Connect directly to V <sub>SS</sub> .	—	—

- Cautions**
1. The AV<sub>DD</sub> pin functions as both an A/D converter power supply and port. When the μPD78095B, 78096B, and 78098B are used in applications where the noise generated inside the microcontroller needs to be reduced, connect to another power supply that has the same potential as V<sub>DD</sub>.
  2. The AV<sub>SS</sub> pin functions as both an A/D converter and D/A converter and port ground. When the μPD78095B, 78096B, and 78098B are used in applications where the noise generated inside the microcontroller needs to be reduced, connect to another ground line than V<sub>SS</sub>.

**3.3 Pin I/O Circuits and Recommended Connection of Unused Pins**

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

**Table 3-1. Types of Pin Input/Output Circuits (1/2)**

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins	
P00/INTP0/TI00	2	Input	Connect to V <sub>SS</sub> .	
P01/INTP1/TI01	8-D	Input/output	Independently connect to V <sub>SS</sub> via a resistor.	
P02/INTP2				
P03/INTP3				
P04/INTP4				
P05/INTP5				
P06/INTP6				
P07/XT1	16	Input	Connect to V <sub>DD</sub> .	
P10/ANI0 to P17/ANI7	11-C	Input/output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.	
P20/SI1	8-D			
P21/SO1	5-J			
P22/SCK $\bar{1}$	8-D			
P23/STB	5-J			
P24/BUSY	8-D			
P25/SI0/SB0	10-C			
P26/SO0/SB1				
P27/SCK $\bar{0}$				
P30/TO0	5-J			
P31/TO1				
P32/TO2				
P33/TI1	8-D			
P34/TI2				
P35/PCL	5-J			
P36/BUZ				
P37				
P40/AD0 to P47/AD7	5-O			Independently connect to V <sub>DD</sub> via a resistor.
P50/A8 to P57/A15	5-J			Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P60 to P63	13-I			Independently connect to V <sub>DD</sub> via a resistor.
P64/R $\bar{D}$	5-J			Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P65/W $\bar{R}$				
P66/WAIT				
P67/ASTB				

Table 3-1. Types of Pin Input/Output Circuits (2/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins
P70/SI2/RxD	8-D	Input/output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P71/SO2/TxD	5-J		
P72/ $\overline{\text{SCK2}}$ /ASCK	8-D		
P120/RTP0 to P123/RTP3	5-J		
P124/RTP4/ $\overline{\text{TX}}$			
P125/RTP5/ $\overline{\text{RX}}$			
P126/RTP6, P127/RTP7			
P130/ANO0, P131/ANO1	12-B	Independently connect to V <sub>SS</sub> via a resistor.	
$\overline{\text{RESET}}$	2	Input	—
XT2	16	—	Leave open.
AV <sub>REF0</sub>	—		Connect to V <sub>SS</sub> .
AV <sub>REF1</sub>			Connect to V <sub>DD</sub> .
AV <sub>DD</sub>			Connect to the other power supply that has the same potential as V <sub>DD</sub> .
AV <sub>SS</sub>			Connect to the other ground that has the same potential as V <sub>SS</sub> .
IC			Connect directly to V <sub>SS</sub> .



Figure 3-1. Pin Input/Output Circuits (1/2)






Figure 3-2. Pin Input/Output Circuits (2/2)



4. MEMORY SPACE

The memory map of the μPD78095B, 78096B, and 78098B is shown in Figure 4-1.

Figure 4-1. Memory Map



Notes 1. Only μPD78098B.

2. When using the external device expansion function with the μPD78098B, set the internal ROM capacity to below 56 Kbytes by using a memory size switching register (IMS).

3. Internal ROM capacity differs according to the product.

Target Part number	Internal ROM last address nnnnH
μPD78095B	9FFFFH
μPD78096B	BFFFFH
μPD78098B	EFFFH

5. PERIPHERAL HARDWARE FUNCTIONS

5.1 Ports

Input/output ports are classified into three types.

• CMOS input (P00, P07)	: 2
• CMOS input/output (P01 to P06, Ports 1 to 5, P64 to P67, Port 7, Port 12, Port 13)	: 63
• N-ch open-drain input/output (P60-P63)	: 4
<b>Total</b>	<b>: 69</b>

Table 5-1. Functions of Ports


Port Name	Pin Name	Function
Port 0	P00, P07	Input only.
	P01 to P06	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 1	P10 to P17	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 2	P20 to P27	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 3	P30 to P37	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 4	P40 to P47	Input/output port. Input/output can be specified in 8-bit units. When used as an input port, on-chip pull-up resistor can be connected by software. The test input flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software. LEDs can be driven directly.
Port 6	P60 to P63	N-ch open-drain input/output port. Input/output can be specified bit-wise. On-chip pull-up resistor can be connected by mask option. LEDs can be driven directly.
	P64 to P67	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 7	P70 to P72	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 12	P120 to P127	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 13	P130, P131	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.

**5.2 Clock Generator**

There are two kinds of clock generators: main system and subsystem clock generators. It is possible to change the minimum instruction execution time.

- 0.5  $\mu$ s/1.0  $\mu$ s/2.0  $\mu$ s/4.0  $\mu$ s/8.0  $\mu$ s/16.0  $\mu$ s (@  $f_x = 6.0$ -MHz operation with main system clock)
- 122  $\mu$ s (@  $f_{XT} = 32.768$  kHz operation with subsystem clock)

**Figure 5-1. Clock Generator Block Diagram**



5.3 Timer/Event Counter

There are the following five timer/event counter channels:

- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 2 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2. Operations of Timer/Event Counters

		16-bit Timer/Event Counter	8-bit Timer/Event Counter	Watch Timer	Watchdog Timer
Operation mode	Interval timer	1 channel	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	—	—
Function	Timer output	1 output	2 outputs	—	—
	PWM output	1 output	—	—	—
	Pulse width measurement	2 inputs	—	—	—
	Square wave output	1 output	2 outputs	—	—
	One-shot pulse output	1 output	—	—	—
	Interrupt request	2	2	1	1
	Test input	—	—	1 input	—

Figure 5-2. 16-Bit Timer/Event Counter Block Diagram




Figure 5-3. 8-Bit Timer/Event Counter Block Diagram




Figure 5-4. Watch Timer Block Diagram





Figure 5-5. Watchdog Timer Block Diagram




5.4 Clock Output Control Circuit

This circuit can output clocks of the following frequencies:

- 15.6 kHz/31.3 kHz/62.5 kHz/125 kHz/250 kHz/500 kHz/1.0 MHz/2.0 MHz/4.0 MHz (@  $f_x = 6.0\text{-MHz}$  operation with main system clock)
- 32.768 kHz (@  $f_{XT} = 32.768\text{-kHz}$  operation with subsystem clock )

Figure 5-6. Clock Output Control Circuit Block Diagram






**5.5 Buzzer Output Control Circuit**

This circuit can output clocks of the following frequencies that can be used for driving buzzers:

- 977 Hz/1.95 kHz/3.9 kHz/7.8 kHz (@  $f_x = 6.0$ -MHz operation with main system clock)

**Figure 5-7. Buzzer Output Control Circuit Block Diagram**




**5.6 A/D Converter**

The A/D converter consists of eight 8-bit resolution channels.

A/D conversion can be started by the following two methods:

- Hardware starting
- Software starting


**Figure 5-8. A/D Converter Block Diagram**



5.7 D/A Converter

The D/A converter consists of two 8-bit resolution channels.  
The conversion method is the R-2R resistor ladder method.

Figure 5-9. D/A Converter Block Diagram



n = 0, 1  
m = 4, 5  
x = 1, 2

5.8 Serial Interfaces

There are the following three on-chip serial interface channels synchronous with the clock:

- Serial interface channel 0
- Serial interface channel 1
- Serial interface channel 2

Table 5-3. Types and Functions of Serial Interfaces

Function	Serial Interface Channel 0	Serial Interface Channel 1	Serial Interface Channel 2
3-wire serial I/O mode	○ (MSB/LSB first switching possible)	○ (MSB/LSB first switching possible)	○ (MSB/LSB first switching possible)
3-wire serial I/O mode with automatic data transmit/receive function	—	○ (MSB/LSB first switching possible)	—
2-wire serial I/O mode	○ (MSB first)	—	—
SBI (Serial bus interface) mode	○ (MSB first)	—	—
Asynchronous serial interface (UART) mode	—	—	○ (On-chip dedicated baud rate generator)

Figure 5-10. Serial Interface Channel 0 Block Diagram




Figure 5-11. Serial Interface Channel 1 Block Diagram





Figure 5-12. Serial Interface Channel 2 Block Diagram




5.9 Real-Time Output Port

Data set previously in the real-time output buffer is transferred to the output latch by hardware concurrently with timer interrupt request or external interrupt request generation in order to output to off-chip. This is a real-time output function. Pins used to output to off-chip are called real-time output ports.

By using a real-time output port, a signal which has no jitter can be output. This is most applicable to control of stepping motors, etc.

Figure 5-13. Real-Time Output Port Block Diagram



### 5.10 IEBus Controller

IEBus (Inter Equipment Bus™) is a small-scale digital data transmission system for transmitting data between units. When configuring the IEBus with the  $\mu$ PD78098B Subseries, the IEBus driver/receiver need to be connected externally as they are not incorporated.

Using the IEBus controller incorporated in the  $\mu$ PD78098B Subseries, positive logic/negative logic can be selected by software for the externally connected IEBus driver/receiver.

## 6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

### 6.1 Interrupt Functions

A total of 23 interrupt sources functions are provided, divided into the following three types.

- Non-maskable : 1
- Maskable : 21
- Software : 1


**Table 6-1. List of Interrupt Factors**

Interrupt Type	Default <sup>Note 1</sup> Priority	Interrupt Factor		Internal/ External	Vector Table Address	Basic <sup>Note 2</sup> Structure Type
		Name	Trigger			
Non-maskable	—	INTWDT	Overflow of watchdog timer (When watchdog timer mode 1 is selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Overflow of watchdog timer (When the interval timer mode is selected)			
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
	7	INTP6			0012H	
	8	INTCSI0			Completion of serial interface channel 0 transfer	Internal
	9	INTCSI1	Completion of serial interface channel 1 transfer	0016H		
	10	INTSER	Occurrence of serial interface channel 2 UART reception error	0018H		
	11	INTSR	Completion of serial interface channel 2 UART reception	001AH		
		INTCSI2	Completion of serial interface channel 2 3-wire transfer			
	12	INTST	Completion of serial interface channel 2 UART transmission	001CH		
	13	INTTM3	Reference interval signal from watch timer	001EH		
	14	INTTM00	Generation of matching signal of 16-bit timer register and capture/compare register (CR00)	0020H		
	15	INTTM01	Generation of matching signal of 16-bit timer register and capture/compare register (CR01)	0022H		
	16	INTTM1	Generation of matching signal of 8-bit timer/event counter 1	0024H		
	17	INTTM2	Generation of matching signal of 8-bit timer/event counter 2	0026H		
	18	INTAD	Completion of A/D conversion	0028H		
	19	INTIE	Writing data from the IEBus controller to the return code register (RCR) (including the same value) or detecting an IEBus interface runaway.	002AH		
Software	—	BRK	Execution of BRK instruction	—	003EH	(E)


- Notes**
1. Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 19 is the lowest order.
  2. Basic structure types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Interrupt Function Basic Configuration (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 6-1. Interrupt Function Basic Configuration (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software Interrupt



- IF : Interrupt request flag
- IE : Interrupt enable flag
- ISP : In-service priority flag
- MK : Interrupt mask flag
- PR : Priority specification flag




6.2 Test Functions

Table 6-2 shows the two test functions available.

Table 6-2. Test Input Factors

Test Input Factor		Internal/ External
Name	Trigger	
INTWT	Overflow of watch timer	Internal
INTPT4	Detection of falling edge of port 4	External

Figure 6-2. Basic Configuration of Test Function



IF : Test input flag  
 MK : Test mask flag

## 7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion functions connect external devices to areas other than the internal ROM, RAM, and SFR. Ports 4 to 6 are used to connect external devices.


## 8. STANDBY FUNCTION

The standby function is designed to reduce current consumption.

It has the following two modes:

- HALT mode : In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode : In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, and only the subsystem clock is used for extremely small power consumption.

Figure 8-1. Standby Function



**Note** Current consumption is reduced by shutting off the main system clock. If the CPU is operating on the subsystem clock, shut off the main system clock by setting bit 7 (MCC) of the processor clock control register (PCC). You cannot use a STOP instruction.

**Caution** When switching on the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to provide oscillation stabilization time with the program first.

## 9. RESET FUNCTION

There are the following two reset methods.

- External reset input by RESET pin
- Internal reset by watchdog timer runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand	#byte	A	r <sup>Note</sup>	sfr	saddr	laddr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	\$addr16	1	None
1st Operand													
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
laddr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
X													MULU
C													DIVUW

Note Except r = A

**(2) 16-bit instructions**

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand \ 1st Operand	#word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

**Note** Only when rp = BC, DE, HL

**(3) Bit manipulation instructions**

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand \ 1st Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

**(4) Call instruction/Branch instructions**

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC, BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

**(5) Other instructions**

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C)




Parameter	Symbol	Test Conditions		Ratings	Unit		
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V		
	AV <sub>DD</sub>			-0.3 to V <sub>DD</sub> + 0.3	V		
	AV <sub>REF0</sub>			-0.3 to V <sub>DD</sub> + 0.3	V		
	AV <sub>REF1</sub>			-0.3 to V <sub>DD</sub> + 0.3	V		
	AV <sub>SS</sub>			-0.3 to +0.3	V		
Input voltage	V <sub>I1</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, X1, X2, XT2, RESET		-0.3 to V <sub>DD</sub> + 0.3	V		
	V <sub>I2</sub>	P60 to P63	N-ch open-drain	-0.3 to +16	V		
Output voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> + 0.3	V		
Analog input voltage	V <sub>AN</sub>	P10 to P17	Analog input pins	AV <sub>SS</sub> - 0.3 to AV <sub>REF0</sub> + 0.3	V		
Output current, high	I <sub>OH</sub>	Per pin		-10	mA		
		Total for P01 to P06, P30 to P37, P56, P57, P60 to P67, P120 to P127		-15	mA		
		Total for P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P130, P131		-15	mA		
Output current, low	I <sub>OL</sub> <sup>Note</sup>	Per pin	Peak value	30	mA		
			r.m.s. value	15	mA		
		Total for P50 to P55	Peak value	100	mA		
			r.m.s. value	70	mA		
		Total for P56, P57, P60 to P63	Peak value	100	mA		
			r.m.s. value	70	mA		
		Total for P10 to P17, P20 to P27, P40 to P47, P70 to P72, P130, P131	Peak value	50	mA		
			r.m.s. value	20	mA		
		Total for P01 to P06, P30 to P37, P64 to P67, P120 to P127	Peak value	50	mA		
			r.m.s. value	20	mA		
		Operating ambient temperature	T <sub>A</sub>			-40 to +85	°C
		Storage temperature	T <sub>stg</sub>			-65 to +150	°C
Power dissipation	P <sub>d</sub>			650	mW		

**Note** The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value] × √Duty

**Caution** Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently.

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**Main System Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)**

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>	V <sub>DD</sub> = Oscillation voltage range	1.0	6.0	6.29	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> came to MIN. of oscillation voltage range			4	ms
Crystal resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1.0	6.0	6.29	MHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 5.5 V			10 30	ms
External clock		X1 input frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1.0	6.0	6.29	MHz
		X1 input high- and low-level widths (t <sub>xH</sub> , t <sub>xL</sub> )	Using at f <sub>xx</sub> = f <sub>x</sub> Other than above	85 72		500 500	ns

- Notes**
1. Only the oscillator characteristics are shown. For the instruction execution time, refer to AC Characteristics.
  2. Time required for oscillation to stabilize after a reset or the STOP mode has been released.

**Cautions** 1. When using the main system clock oscillator, wire the portion enclosed by the dotted line in the figures as follows to avoid adverse influence on the wiring capacitance:

- Keep the wiring length as short as possible.
  - Do not cross the wiring over other signal lines.
  - Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
  - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as V<sub>DD</sub>.
  - Do not connect a power source pattern through which a high current flows.
  - Do not extract signals from the oscillation circuit.
2. When switching on the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to provide oscillation stabilization time with the program first.

**Subsystem Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)**

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 5.5 V		1.2	2	s
External clock		XT1 input frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32		100	kHz
		XT1 input high-, low-level widths (t <sub>XTH</sub> , t <sub>XTL</sub> )		5		15	μs

- Notes**
1. Only the oscillator characteristics are shown. For the instruction execution time, refer to AC Characteristics.
  2. Time required for oscillation to stabilize after power (V<sub>DD</sub>) is turned on.

**Cautions** 1. When using the subsystem clock oscillator, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influence on the wiring capacitance:

- Keep the wiring length as short as possible.
  - Do not cross the wiring over other signal lines.
  - Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
  - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as V<sub>DD</sub>.
  - Do not connect a power source pattern through which a high current flows.
  - Do not extract signals from the oscillation circuit.
2. The amplification factor of the subsystem clock oscillator circuit is designed to be low to reduce the current consumption and therefore, the subsystem clock circuit is influenced by noise more easily than the main system clock oscillator. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.

**Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Input capacitance	C <sub>IN</sub>	f = 1 MHz Unmeasured pins returned to 0 V.			15	pF	
I/O capacitance	C <sub>IO</sub>	f = 1 MHz Unmeasured pins returned to 0 V.	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
		P60 to P63			20	pF	

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.



DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V <sub>IH1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH2</sub>	P00 to P06, P20, P22, P24 to P27, P130, P131 RESET	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH3</sub>	P60 to P63	N-ch open-drain	0.7V <sub>DD</sub>		15	V
	V <sub>IH4</sub>	X1, X2		V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
	V <sub>IH5</sub>	XT1/P07, XT2	4.5 ≤ V <sub>DD</sub> ≤ 5.5 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
2.7 ≤ V <sub>DD</sub> ≤ 4.5 V			0.9V <sub>DD</sub>		V <sub>DD</sub>	V	
Input voltage, low	V <sub>IL1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131	0		0.3V <sub>DD</sub>	V	
	V <sub>IL2</sub>	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72 RESET	0		0.2V <sub>DD</sub>	V	
	V <sub>IL3</sub>	P60 to P63 (N-ch open drain)	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		0.3V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> ≤ 4.5 V	0		0.2V <sub>DD</sub>	V
	V <sub>IL4</sub>	X1, X2		0		0.4	V
V <sub>IL5</sub>	XT1/P07, XT2	V <sub>DD</sub> = 4.5 to 5.5 V	0		0.2V <sub>DD</sub>	V	
			0		0.1V <sub>DD</sub>	V	
Output voltage, high	V <sub>OH1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 1.0			V	
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.5			V	
Output voltage, low	V <sub>OL1</sub>	P50 to P57, P60 to P63	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OL</sub> = 15 mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OL</sub> = 1.6 mA			0.4	V
	V <sub>OL2</sub>	SB0, SB1, SCK0	V <sub>DD</sub> = 4.5 to 5.5 V, Open-drain pulled-up (R = 1 kΩ)			0.2V <sub>DD</sub>	V
	V <sub>OL3</sub>	I <sub>OL</sub> = 400 μA				0.5	V

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I <sub>LIH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET			3	μA
	I <sub>LIH2</sub>		X1, X2, XT1/P07, XT2			20	μA
	I <sub>LIH3</sub>	V <sub>IN</sub> = 15 V	P60 to P63			80	μA
Input leakage current, low	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, RESET			-3	μA
	I <sub>LIL2</sub>		X1, X2, XT1/P07, XT2			-20	μA
	I <sub>LIL3</sub>		P60 to P63			-3 <sup>Note</sup>	μA
Output leakage current, high	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub>				3	μA
Output leakage current, low	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V				-3	μA
Mask option pull-up resistor	R <sub>1</sub>	V <sub>IN</sub> = 0 V, P60 to P63		20	40	90	kΩ
Software pull-up resistor	R <sub>2</sub>	V <sub>IN</sub> = 0 V, P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	15	40	90	kΩ
			2.7 V ≤ V <sub>DD</sub> ≤ 4.5 V	20		500	kΩ

**Note** When no pull-up resistor is incorporated to P60-63 (to be specified by mask option), the value is -200 μA in either of the following cases.

- (1) When external device expansion function is used and low-level is input to P60 to P63 pins.
- (2) During the 1.5 clocks when read out instruction is executed to port 6 (P6) and port mode register 6 (PM6).

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit		
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	5.0-MHz crystal oscillation operating mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 2</sup>	V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>		4	15	mA	
			V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 7</sup>		0.6	2.4	mA	
		5.0-MHz crystal oscillation operating mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>		6.5	22.5	mA	
			V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 7</sup>		0.8	3.1	mA	
		6.29-MHz crystal oscillation operating mode (f <sub>xx</sub> = 2.1 MHz) <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>		3.8	14.5	mA	
			V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>		6	21	mA	
		6.29-MHz crystal oscillation operating mode (f <sub>xx</sub> = 4.19 MHz) <sup>Note 5</sup>	V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>					
			V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>					

- Notes 1.** This is current flowing into the V<sub>DD</sub> and AV<sub>DD</sub> pin. However, the current flowing into the A/D converter, D/A converter, and on-chip pull-up resistors are not included.
- 2.** When bit 0 (IECL10) of the clock switch selection register 1 (IECL1) is set to 0, bit 0 (IECL20) of the clock switch selection register 2 (IECL2) is set to 0, and oscillation mode selection register (OSMS) is set to 00H.
- 3.** When IECL10 is set to 0, IECL20 is set to 0, and OSMS is set to 01H.
- 4.** When IECL10 is set to 1, IECL20 is set to 0, and OSMS is set to 00H.  
Only the characteristics of supply current are indicated. Refer to IEBus controller characteristics for IEBus rating.
- 5.** When IECL10 is set to 1, IECL20 is set to 0, and OSMS is set to 01H.  
Only the characteristics of supply current are indicated. Refer to IEBus controller characteristics for IEBus rating.
- 6.** High-speed mode operation (when processor clock control register (PCC) is set to 00H)
- 7.** Low-speed mode operation (when PCC is set to 04H).

**Remark** f<sub>xx</sub>: Main system clock frequency

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Supply current <sup>Note 1</sup>	I <sub>DD2</sub>	5.0-MHz crystal oscillation HALT mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 2</sup>	V <sub>DD</sub> = 5.0 V ±10% <sup>Note 7</sup>		1.5	4.5	mA
			V <sub>DD</sub> = 3.0 V ±10% <sup>Note 8</sup>		0.5	1.5	mA
		5.0-MHz crystal oscillation HALT mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V ±10% <sup>Note 7</sup>		1.8	5.4	mA
			V <sub>DD</sub> = 3.0 V ±10% <sup>Note 8</sup>		0.7	2.1	mA
	6.29-MHz crystal oscillation HALT mode (f <sub>xx</sub> = 2.1 MHz) <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ±10% <sup>Note 7</sup>		1.5	4.5	mA	
		V <sub>DD</sub> = 3.0 V ±10% <sup>Note 8</sup>		0.7	2.1	mA	
	6.29-MHz crystal oscillation HALT mode (f <sub>xx</sub> = 4.19 MHz) <sup>Note 5</sup>	V <sub>DD</sub> = 5.0 V ±10% <sup>Note 7</sup>		1.8	5.4	mA	
		V <sub>DD</sub> = 3.0 V ±10% <sup>Note 8</sup>		0.7	2.1	mA	
	I <sub>DD3</sub>	32.768-kHz crystal oscillation operating mode <sup>Note 6</sup>	V <sub>DD</sub> = 5.0 V ±10%		60	120	μA
			V <sub>DD</sub> = 3.0 V ±10%		32	64	μA
	I <sub>DD4</sub>	32.768-kHz crystal oscillation HALT mode <sup>Note 6</sup>	V <sub>DD</sub> = 5.0 V ±10%		25	55	μA
			V <sub>DD</sub> = 3.0 V ±10%		5	15	μA
I <sub>DD5</sub>	XT1 = 0 V STOP mode, feedback resistor used	V <sub>DD</sub> = 5.0 V ±10%		1	30	μA	
		V <sub>DD</sub> = 3.0 V ±10%		0.5	10	μA	
I <sub>DD6</sub>	XT1 = 0 V STOP mode, feedback resistor not used	V <sub>DD</sub> = 5.0 V ±10%		0.1	30	μA	
		V <sub>DD</sub> = 3.0 V ±10%		0.05	10	μA	

- Notes 1.** This is current flowing into the V<sub>DD</sub> and AV<sub>DD</sub> pin. However, the current flowing into the A/D converter, D/A converter, and on-chip pull-up resistors are not included.
- 2.** When bit 0 (IECL10) of the clock switch selection register 1 (IECL1) is set to 0, bit 0 (IECL20) of the clock switch selection register 2 (IECL2) is set to 0, and oscillation mode selection register (OSMS) is set to 00H.
- 3.** When IECL10 is set to 0, IECL20 is set to 0, and OSMS is set to 01H.
- 4.** When IECL10 is set to 1, IECL20 is set to 0, and OSMS is set to 00H.  
Only the characteristics of supply current are indicated. Refer to IEBus controller characteristics for IEBus rating.
- 5.** When IECL10 is set to 1, IECL20 is set to 0, and OSMS is set to 01H.  
Only the characteristics of supply current are indicated. Refer to IEBus controller characteristics for IEBus rating.
- 6.** When the main system clock is stopped.
- 7.** High-speed mode operation (when processor clock control register (PCC) is set to 00H)
- 8.** Low-speed mode operation (when PCC is set to 04H).

**Remark** f<sub>xx</sub>: Main system clock frequency

AC Characteristics


(1) Basic Operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit		
Cycle time (minimum instruction execution time)	T <sub>CY</sub>	Operating with main system clock (MCS = 0 <sup>Note 1</sup> f <sub>x</sub> = 6.29 MHz)	f <sub>xx</sub> = f <sub>x</sub> /2	V <sub>DD</sub> = 4.0 to 5.5 V	0.64		64	μs
					1.27		64	μs
			f <sub>xx</sub> = f <sub>x</sub> /3	V <sub>DD</sub> = 4.0 to 5.5 V	0.95		64	μs
					1.91		64	μs
			f <sub>xx</sub> = f <sub>x</sub> /6		1.91		64	μs
			f <sub>xx</sub> = f <sub>x</sub> /9		2.86		64	μs
		Operating with main system clock (MCS = 1 <sup>Note 2</sup> f <sub>x</sub> = 6.29 MHz)	f <sub>xx</sub> = f <sub>x</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	0.64		32	μs
					1.27		32	μs
			f <sub>xx</sub> = 2f <sub>x</sub> /3	V <sub>DD</sub> = 4.5 to 5.5 V	0.48		32	μs
					1.91		32	μs
			f <sub>xx</sub> = f <sub>x</sub> /3		1.91		32	μs
			f <sub>xx</sub> = 2f <sub>x</sub> /9		1.43		32	μs
Operating with subsystem clock			40 <sup>Note 3</sup>	122	125	μs		
T100 input frequency	f <sub>T100</sub>	f <sub>T100</sub> = t <sub>TIH00</sub> + t <sub>TIL00</sub>	0		1/t <sub>T100</sub>	MHz		
T100 input high-/low-level width	t <sub>TIH00</sub> t <sub>TIL00</sub>		8/f <sub>fsam</sub> <sup>Note 4</sup>			μs		
T101, T11, T12 input frequency	f <sub>T11</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	0		4	MHz		
			0		275	kHz		
T101, T11, T12 input high-/low-level width	t <sub>TIH1</sub> t <sub>TIL1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	100			ns		
			1.8			μs		
Interrupt request high-/low-level width	t <sub>INTH</sub> t <sub>INTL</sub>	INTP0	8/f <sub>fsam</sub> <sup>Note 4</sup>			μs		
		INTP1 to INTP6	10			μs		
		KR0 to KR7	10			μs		
RESET input high-/low-level width	t <sub>RSL</sub>		10			μs		


- Notes**
1. When oscillation mode selection register (OSMS) is set to 00H.
  2. When OSMS is set to 01H.
  3. When an external clock is used. When crystal resonator is used, the value is 114 μs (MIN.).
  4. f<sub>fsam</sub> can be selected as f<sub>xx</sub>/2<sup>N</sup>, f<sub>xx</sub>/32, f<sub>xx</sub>/64, or f<sub>xx</sub>/128 (N = 0 to 4) by bits 0 and 1 (SCS0, SCS1) of the sampling clock selection register (SCS).

- Remarks**
1. f<sub>xx</sub> : Main system clock frequency
  2. f<sub>x</sub> : Main system clock oscillation frequency


**T<sub>CY</sub> vs V<sub>DD</sub> (main system clock  
(IECL10 = 0, IECL20 = 0, MCS = 0) operation)**




**T<sub>CY</sub> vs V<sub>DD</sub> (main system clock  
(IECL10 = 1, IECL20 = 0, MCS = 0) operation)**



**T<sub>CY</sub> vs V<sub>DD</sub> (main system clock  
(IECL10 = 0, IECL20 = 1, MCS = 0) operation)**




**T<sub>CY</sub> vs V<sub>DD</sub> main system clock  
(IECL10 = 1, IECL20 = 1, MCS = 0) operation)**




**Remark** IECL10: Bit 0 of clock selection register 1 (IECL1)  
 IECL20: Bit 0 of clock selection register 2 (IECL2)  
 MCS: Bit 0 of oscillation selection mode register (OSMS)


**T<sub>CY</sub> vs V<sub>DD</sub> (main system clock  
(IECL10 = 0, IECL20 = 0, MCS = 1) operation)**




**T<sub>CY</sub> vs V<sub>DD</sub> (main system clock  
(IECL10 = 1, IECL20 = 0, MCS = 1) operation)**



**T<sub>CY</sub> vs V<sub>DD</sub> (main system clock  
(IECL10 = 0, IECL20 = 1, MCS = 1) operation)**



**T<sub>CY</sub> vs V<sub>DD</sub> (main system clock  
(IECL10 = 1, IECL20 = 1, MCS = 1) operation)**



**Remark** IECL10: Bit 0 of clock selection register 1 (IECL1)  
 IECL20: Bit 0 of clock selection register 2 (IECL2)  
 MCS: Bit 0 of oscillation selection mode register (OSMS)

(2) Read/Write Operation

(a) When MCS = 1, PCC2-PCC0 = 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.5 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		0.85t <sub>cy</sub> - 50		ns
Address setup time	t <sub>ADS</sub>		0.85t <sub>cy</sub> - 50		ns
Address hold time	t <sub>ADH</sub>		50		ns
Address → data input time	t <sub>ADD1</sub>			(2.85 + 2n) t <sub>cy</sub> - 80	ns
	t <sub>ADD2</sub>			(4 + 2n) t <sub>cy</sub> - 100	ns
RD ↓ → data input time	t <sub>RDD1</sub>			(2 + 2n) t <sub>cy</sub> - 100	ns
	t <sub>RDD2</sub>			(2.85 + 2n) t <sub>cy</sub> - 100	ns
Read data hold time	t <sub>RDH</sub>		0		ns
RD low-level width	t <sub>RDL1</sub>		(2 + 2n) t <sub>cy</sub> - 60		ns
	t <sub>RDL2</sub>		(2.85 + 2n) t <sub>cy</sub> - 60		ns
RD ↓ → WAIT ↓ input time	t <sub>RDWT1</sub>			0.85t <sub>cy</sub> - 50	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> - 60	ns
WR ↓ → WAIT ↓ input time	t <sub>WRWT</sub>			2t <sub>cy</sub> - 60	ns
WAIT low-level width	t <sub>WTL</sub>		(1.15 + 2n) t <sub>cy</sub>	(2 + 2n) t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.85 + 2n) t <sub>cy</sub> - 100		ns
Write data hold time	t <sub>WDH</sub>		20		ns
WR low-level width	t <sub>WRL</sub>		(2.85 + 2n) t <sub>cy</sub> - 60		ns
ASTB ↓ → RD ↓ delay time	t <sub>ASTRD</sub>		25		ns
ASTB ↓ → WR ↓ delay time	t <sub>ASTWR</sub>		0.85t <sub>cy</sub> + 20		ns
In external fetch RD ↑ → ASTB ↑ delay time	t <sub>RDAST</sub>		0.85t <sub>cy</sub> - 10	1.15t <sub>cy</sub> + 20	ns
In external fetch RD ↑ → address hold time	t <sub>RDADH</sub>		0.85t <sub>cy</sub> - 50	1.15t <sub>cy</sub> + 50	ns
RD ↑ → write data output time	t <sub>RDWD</sub>		40		ns
WR ↓ → write data output time	t <sub>WRWD</sub>		0	50	ns
WR ↑ → address hold time	t <sub>WRADH</sub>		0.85t <sub>cy</sub> + 40	1.15t <sub>cy</sub> + 40	ns
WAIT ↑ → RD ↑ delay time	t <sub>WTRD</sub>		1.15t <sub>cy</sub> + 40	3.15t <sub>cy</sub> + 40	ns
WAIT ↑ → WR ↑ delay time	t <sub>WTWR</sub>		1.15t <sub>cy</sub> + 30	3.15t <sub>cy</sub> + 30	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits



(b) Except when MCS = 1, PCC2-PCC0 = 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		t <sub>CY</sub> - 80		ns
Address setup time	t <sub>ADS</sub>		t <sub>CY</sub> - 80		ns
Address hold time	t <sub>ADH</sub>		0.4t <sub>CY</sub> - 10		ns
Address → data input time	t <sub>ADD1</sub>			(3 + 2n) t <sub>CY</sub> - 160	ns
	t <sub>ADD2</sub>			(4 + 2n) t <sub>CY</sub> - 200	ns
RD ↓ → data input time	t <sub>RDD1</sub>			(1.4 + 2n) t <sub>CY</sub> - 70	ns
	t <sub>RDD2</sub>			(2.4 + 2n) t <sub>CY</sub> - 70	ns
Read data hold time	t <sub>RDH</sub>		0		ns
RD low-level width	t <sub>RDL1</sub>		(1.4 + 2n) t <sub>CY</sub> - 20		ns
	t <sub>RDL2</sub>		(2.4 + 2n) t <sub>CY</sub> - 20		ns
RD ↓ → WAIT ↓ input time	t <sub>RDWT1</sub>			t <sub>CY</sub> - 100	ns
	t <sub>RDWT2</sub>			2t <sub>CY</sub> - 100	ns
WR ↓ → WAIT ↓ input time	t <sub>WRWT</sub>			2t <sub>CY</sub> - 100	ns
WAIT low-level width	t <sub>WTL</sub>		(1 + 2n) t <sub>CY</sub>	(2 + 2n) t <sub>CY</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.4 + 2n) t <sub>CY</sub> - 60		ns
Write data hold time	t <sub>WDH</sub>		20		ns
WR low-level width	t <sub>WRL</sub>		(2.4 + 2n) t <sub>CY</sub> - 20		ns
ASTB ↓ → RD ↓ delay time	t <sub>ASTRD</sub>		0.4t <sub>CY</sub> - 30		ns
ASTB ↓ → WR ↓ delay time	t <sub>ASTWR</sub>		1.4t <sub>CY</sub> - 30		ns
In external fetch RD ↑ → ASTB ↑ delay time	t <sub>RDAST</sub>		t <sub>CY</sub> - 10	t <sub>CY</sub> + 20	ns
In external fetch RD ↑ → address hold time	t <sub>RDADH</sub>		t <sub>CY</sub> - 50	t <sub>CY</sub> + 50	ns
RD ↑ → write data output time	t <sub>RDWD</sub>		0.4t <sub>CY</sub> - 20		ns
WR ↓ → write data output time	t <sub>WRWD</sub>		0	60	ns
WR ↑ → address hold time	t <sub>WRADH</sub>		t <sub>CY</sub>	t <sub>CY</sub> + 60	ns
WAIT ↑ → RD ↑ delay time	t <sub>WTRD</sub>		0.6t <sub>CY</sub> + 180	2.6t <sub>CY</sub> + 180	ns
WAIT ↑ → WR ↑ delay time	t <sub>WTWR</sub>		0.6t <sub>CY</sub> + 120	2.6t <sub>CY</sub> + 120	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
  3. t<sub>CY</sub> = T<sub>CY</sub>/4
  4. n indicates the number of waits

(3) Serial Interface (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

(a) Serial Interface Channel 0

(i) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t <sub>KCY1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	800			ns
			1600			ns
SCK0 high-/low-level widths	t <sub>KH1</sub> ,	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY1</sub> /2-50			ns
	t <sub>KL1</sub>		t <sub>KCY1</sub> /2-100			ns
SIO setup time (to $\overline{\text{SCK0}}$ ↑)	t <sub>SIK1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	100			ns
			150			ns
SIO hold time (from SCK0 ↑)	t <sub>KSH</sub>		400			ns
$\overline{\text{SCK0}}$ ↓ → SO0 output delay time	t <sub>KSO1</sub>	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the SO0 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t <sub>KCY2</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	800			ns
			1600			ns
SCK0 high-/low-level widths	t <sub>KH2</sub> ,	V <sub>DD</sub> = 4.5 to 5.5 V	400			ns
	t <sub>KL2</sub>		800			ns
SIO setup time (to $\overline{\text{SCK0}}$ ↑)	t <sub>SIK2</sub>		100			ns
SIO hold time (from $\overline{\text{SCK0}}$ ↑)	t <sub>KSI2</sub>		400			ns
$\overline{\text{SCK0}}$ ↓ → SO0 output delay time	t <sub>KSO2</sub>	C = 100 pF <sup>Note</sup>			300	ns
SCK0 rise, fall time	t <sub>R2</sub> ,	When using external device expansion function			160	ns
	t <sub>F2</sub>	When not using external device expansion function			1000	ns

**Note** C is the SO0 output line load capacitance.

(iii) SBI mode ( $\overline{\text{SCK0}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	$t_{\text{KCY3}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			3200			ns
SCK0 high-/low-level widths	$t_{\text{KH3}}$ , $t_{\text{KL3}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY3}}/2-50$			ns
			$t_{\text{KCY3}}/2-150$			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}} \uparrow$ )	$t_{\text{SIK3}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	100			ns
			300			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}} \uparrow$ )	$t_{\text{KSI3}}$		$t_{\text{KCY3}}/2$			ns
SCK0 $\downarrow \rightarrow$ SB0, SB1 output delay time	$t_{\text{KSO3}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$		250	ns
				0	1000	ns
SCK0 $\uparrow \rightarrow$ SB0, SB1 $\downarrow$	$t_{\text{KSB}}$		$t_{\text{KCY3}}$			ns
SB0, SB1 $\downarrow \rightarrow$ $\overline{\text{SCK0}} \downarrow$	$t_{\text{SBK}}$		$t_{\text{KCY3}}$			ns
SB0, SB1 high-level width	$t_{\text{SBH}}$		$t_{\text{KCY3}}$			ns
SB0, SB1 low-level width	$t_{\text{SBL}}$		$t_{\text{KCY3}}$			ns

**Note** R and C are the SB0 and SB1 output line load resistance and load capacitance.

(iv) SBI mode ( $\overline{\text{SCK0}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	$t_{\text{KCY4}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			3200			ns
SCK0 high-/low-level widths	$t_{\text{KH4}}$ , $t_{\text{KL4}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	400			ns
			1600			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}} \uparrow$ )	$t_{\text{SIK4}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	100			ns
			300			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}} \uparrow$ )	$t_{\text{KSI4}}$		$t_{\text{KCY4}}/2$			ns
SCK0 $\downarrow \rightarrow$ SB0, SB1 output delay time	$t_{\text{KSO4}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$		300	ns
				0	1000	ns
SCK0 $\uparrow \rightarrow$ SB0, SB1 $\downarrow$	$t_{\text{KSB}}$		$t_{\text{KCY4}}$			ns
SB0, SB1 $\downarrow \rightarrow$ $\overline{\text{SCK0}} \downarrow$	$t_{\text{SBK}}$		$t_{\text{KCY4}}$			ns
SB0, SB1 high-level width	$t_{\text{SBH}}$		$t_{\text{KCY4}}$			ns
SB0, SB1 low-level width	$t_{\text{SBL}}$		$t_{\text{KCY4}}$			ns
SCK0 rise, fall time	$t_{\text{r4}}$ , $t_{\text{f4}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** R and C are the SB0 and SB1 output line load resistance and load capacitance.

(v) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	$t_{\text{KCY5}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 4.5 to 5.5 V	1600		ns
				3200		ns
SCK0 high-level widths	$t_{\text{KH5}}$		$t_{\text{KCY5}}/2-160$			ns
SCK0 low-level width	$t_{\text{KL5}}$	V <sub>DD</sub> = 4.5 to 5.5 V	$t_{\text{KCY5}}/2-50$			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}$ ↑)	$t_{\text{SIK5}}$	V <sub>DD</sub> = 4.5 to 5.5 V	100			ns
			150			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}$ ↑)	$t_{\text{KSI5}}$		600			ns
SCK0 ↓ → SB0, SB1 output delay time	$t_{\text{KSO5}}$		0		300	ns

**Note** R and C are the  $\overline{\text{SCK0}}$ , SB0, and SB1 output line load resistance and load capacitance.

(vi) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	$t_{\text{KCY6}}$	V <sub>DD</sub> = 4.5 to 5.5 V		1600		ns
				3200		ns
SCK0 high-level widths	$t_{\text{KH6}}$		650			ns
SCK0 low-level width	$t_{\text{KL6}}$		800			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}$ ↑)	$t_{\text{SIK6}}$		100			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}$ ↑)	$t_{\text{KSI6}}$		$t_{\text{KCY6}}/2$			ns
SCK0 ↓ → SB0, SB1 output delay time	$t_{\text{KSO6}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	0		300	ns
SCK0 rise, fall time	$t_{\text{R6}}$ , $t_{\text{F6}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** R and C are the  $\overline{\text{SCK0}}$ , SB0, and SB1 output line load resistance and load capacitance.

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	$t_{\text{KCY7}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
SCK1 high-/low-level widths	$t_{\text{KH7}}$ ,	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY7}}/2-50$			ns
	$t_{\text{KL7}}$		$t_{\text{KCY7}}/2-100$			ns
SI1 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK7}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	300			ns
			350			ns
SI1 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KSI7}}$		400			ns
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ output delay time	$t_{\text{KS07}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the SO1 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	$t_{\text{KCY8}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
SCK1 high-/low-level widths	$t_{\text{KH8}}$ ,	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	400			ns
	$t_{\text{KL8}}$		800			ns
SI1 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK8}}$		100			ns
SI1 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KSI8}}$		400			ns
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ output delay time	$t_{\text{KS08}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
SCK1 rise, fall time	$t_{\text{r8}}$ , $t_{\text{f8}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the SO1 output line load capacitance.

(iii) Automatic transmission/reception function 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	$t_{\text{KCY9}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
SCK1 high-/low-level widths	$t_{\text{KH9}}, t_{\text{KL9}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY9}}/2-50$			ns
			$t_{\text{KCY9}}/2-100$			ns
SI1 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK9}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI1 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KS19}}$		400			ns
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ output delay time	$t_{\text{KSO9}}$	$C = 100 \text{ pF}^{\text{Note}}$ $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$			300	ns
$\overline{\text{SCK1}} \uparrow \rightarrow \text{STB} \uparrow$	$t_{\text{SBD}}$		$t_{\text{KCY9}}/2-100$		$t_{\text{KCY9}}/2+100$	ns
Strobe signal high-level width	$t_{\text{SBW}}$		$t_{\text{KCY3}}-30$		$t_{\text{KCY3}}+30$	ns
Busy signal setup time (to busy signal detection timing)	$t_{\text{BYS}}$		100			ns
Busy signal hold time (from busy signal detection timing)	$t_{\text{BYH}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
Busy inactivation $\rightarrow \overline{\text{SCK1}} \downarrow$	$t_{\text{SPS}}$				$2t_{\text{KCY9}}$	ns

Note C is the SO1 output line load capacitance.

(iv) Automatic transmission/reception function 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY10}}$	$V_{\text{DD}} = 4.5 \text{ V to } 5.5 \text{ V}$	800			ns
			1600			ns
$\overline{\text{SCK1}}$ high-/low-level widths	$t_{\text{KH10}}, t_{\text{KL10}}$	$V_{\text{DD}} = 4.5 \text{ V to } 5.5 \text{ V}$	400			ns
			800			ns
SI1 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK10}}$		100			ns
SI1 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KS10}}$		400			ns
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ output delay time	$t_{\text{KSO10}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
$\overline{\text{SCK1}}$ rise, fall time	$t_{\text{R10}}, t_{\text{F10}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO1 output line load capacitance.

(c) Serial Interface Channel 2

(i) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	$t_{\text{CY11}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
$\overline{\text{SCK2}}$ high-/low-level widths	$t_{\text{KH11}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{CY11}}/2-50$			ns
	$t_{\text{KL11}}$		$t_{\text{CY11}}/2-100$			ns
SI2 setup time (to $\overline{\text{SCK2}}$ ↑)	$t_{\text{SIK11}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI2 hold time (from $\overline{\text{SCK2}}$ ↑)	$t_{\text{SH11}}$		400			ns
$\overline{\text{SCK2}} \downarrow \rightarrow \text{SO2}$ output delay time	$t_{\text{KS011}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the SO2 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	$t_{\text{CY12}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
$\overline{\text{SCK2}}$ high-/low-level widths	$t_{\text{KH12}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	400			ns
	$t_{\text{KL12}}$		800			ns
SI2 setup time (to $\overline{\text{SCK2}}$ ↑)	$t_{\text{SIK12}}$		100			ns
SI2 hold time (from $\overline{\text{SCK2}}$ ↑)	$t_{\text{SH12}}$		400			ns
$\overline{\text{SCK2}} \downarrow \rightarrow \text{SO2}$ output delay time	$t_{\text{KS012}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
$\overline{\text{SCK2}}$ rise, fall time	$t_{\text{R12}}$	When using external device expansion function			160	ns
	$t_{\text{F12}}$		When not using external device expansion function			1000

**Note** C is the SO2 output line load capacitance.

**(iii) UART mode (dedicated baud rate generator output)**


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V <sub>DD</sub> = 4.5 to 5.5 V			78125	bps
					39063	bps

**(iv) UART mode (external clock input)**



Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t <sub>KCY13</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	800			ns
			1600			ns
ASCK high-/low-level widths	t <sub>KH13</sub> , t <sub>KL13</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	400			ns
			800			ns
Transfer rate		V <sub>DD</sub> = 4.5 to 5.5 V			39063	bps
					19531	bps
ASCK rise, fall time	t <sub>R13</sub> , t <sub>F13</sub>	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns





AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing




Read/Write Operations


External fetch (no wait):




External fetch (wait insertion):



External data access (no wait):




External data access (wait insertion):




Serial Transfer Timing

3-wire serial I/O mode:




**Remark**  $m = 1, 2, 7, 8, 11$  or  $12$   
 $n = 2, 8$  or  $12$


SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




2-wire serial I/O mode:



Automatic transmission/reception function 3-wire serial I/O mode:




Automatic transmission/reception function 3-wire serial I/O mode (busy processing):



**Note** The signals are not actually low here, but are represented in this way to show the timing convention.

UART Mode (External Clock Input)



A/D Converter Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = V_{DD} = 2.7$  to  $5.5$  V,  $V_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution		8	8	8		bit
Total error <sup>Note</sup>		IEAD = 00H			0.6	%
		IEAD = 01H	$V_{DD} = 4.5$ to $5.5$ V		1	2.2
Conversion time	$t_{CONV}$		19.1		200	$\mu\text{s}$
Sampling time	$t_{SAMP}$		$12/f_{xx}$			$\mu\text{s}$
Analog input voltage	$V_{IAN}$		$V_{SS}$		$V_{REF0}$	V
Reference voltage	$V_{REF0}$		2.7		$V_{DD}$	V
$V_{REF0}$ - $V_{SS}$ resistance	$R_{AIREF0}$		4	14		$\text{k}\Omega$

**Note** Excluding quantization error ( $\pm 1/2$  LSB). Shown as a percentage of the full scale value.

**Remark**  $f_{xx}$  : Main system clock frequency  
 IEAD : A/D current cut selection register

D/A Converter Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 2.7$  to  $5.5$  V,  $V_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Total error		$R = 2 \text{ M}\Omega$ <sup>Note1</sup>			1.2	%
		$R = 4 \text{ M}\Omega$ <sup>Note1</sup>			0.8	%
		$R = 10 \text{ M}\Omega$ <sup>Note1</sup>			0.6	%
Settling time		$C = 30 \text{ pF}$ <sup>Note1</sup>	$V_{DD} = 4.5$ to $5.5$ V		10	$\mu\text{s}$
						15
Output resistor	$R_o$	DACS0, DACS1 = $55\text{H}$ <sup>Note2</sup>		10		$\text{k}\Omega$
Analog reference voltage	$V_{REF1}$		2.7		$V_{DD}$	V
$V_{REF1}$ current	$I_{REF1}$	<b>Note 2</b>			1.5	mA

**Notes** 1. R and C are the D/A converter output pin load resistance and load capacitance.  
 2. Value for one D/A converter channel.

**Remark** DACS0, DACS1 : D/A Conversion value set register 0, 1


**Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to 85°C)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		2.0		5.5	V
Data retention supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.0 V Subsystem clock stopped, feedback resistor disconnected		0.1	10	μA
Release signal setup time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time	t <sub>WAIT</sub>	Release by $\overline{\text{RESET}}$		2 <sup>17</sup> /f <sub>x</sub>		ms
		Release by interrupt request		<b>Note</b>		ms


**Note** 2<sup>12</sup>/f<sub>xx</sub>, or 2<sup>14</sup>/f<sub>xx</sub> through 2<sup>17</sup>/f<sub>xx</sub> can be selected by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS).

**Remarks** f<sub>xx</sub>: Main system clock frequency  
f<sub>x</sub> : Main system clock oscillation frequency


**Data Retention Timing (STOP mode released by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (Standby released signal: STOP mode released by interrupt request signal)**



**Interrupt Request Input Timing**



**RESET Input Timing**




**IEBus Controller Characteristics (T<sub>A</sub> = -40 to 85°C, V<sub>DD</sub> = 5 V ± 10 %)**


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
IEBus controller system clock frequency	f <sub>s</sub>	When using mode 0 or mode 1 <sup>Note 1</sup>	5.91	6.00	6.09	MHz
			6.20	6.29	6.39	MHz
		When using mode 2 <sup>Note 1</sup>	5.97	6.00	6.03	MHz
			6.26	6.29	6.32	MHz
Driver delay time (TX output → Bus line)		C = 50 pF <sup>Note 2</sup>	fs = 6.00 MHz		1.6	μs
			fs = 6.29 MHz		1.5	μs
Receiver delay time (Bus line → RX input)		fs = 6.00 MHz			0.75	μs
			fs = 6.29 MHz			0.7
Propagation delay time on the bus		fs = 6.00 MHz			0.90	μs
			fs = 6.29 MHz			0.85

- Notes**
1. Values in lower line do not satisfy the standard as IEBus.
  2. C is the TX output line load capacitance.




12. CHARACTERISTIC CURVES (REFERENCE VALUES)






13. PACKAGE DRAWING

80 PIN PLASTIC QFP (14×14)



detail of lead end



**Remark** Dimensions and materials of ES product are the same as those of mass-production products.

ITEM	MILLIMETERS	INCHES
A	17.2±0.4	0.677±0.016
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.2±0.4	0.677±0.016
F	0.825	0.032
G	0.825	0.032
H	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

S80GC-65-3B9-4

**14. RECOMMENDED SOLDERING CONDITIONS**

These products should be soldered and mounted under the conditions recommended below.

For details on the recommended soldering conditions, refer to information document “**Semiconductor Device Mounting Technology Manual**” (C10535E).

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

**Table 14-1. Soldering Conditions for Surface Mount Devices**

μPD78095BGC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm)

μPD78096BGC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm)

μPD78098BGC-xxx-3B9: 80-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared ray reflow	Package peak temperature: 235°C, Reflow time: 30 seconds or less (at 210°C or higher), Number of reflow processes: 3 or less	IR35-00-3
VPS	Package peak temperature: 215°C, Reflow time: 40 seconds or less (at 200°C or higher), Number of reflow processes: 3 or less	VP15-00-3
Wave soldering	Solder temperature: 260°C or below, Flow time: 10 seconds or less, Number of flow processes: 1, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C or below, Flow time: 3 seconds or less (per device side)	—

**Caution** Using two or more soldering methods together should be avoided (except in the case of partial heating).

**APPENDIX A. DEVELOPMENT TOOLS**

The following tools are available for system development using the μPD78098 Subseries.

**Language Processing Software**

RA78K/0 <sup>Notes 1, 2, 3, 4</sup>	Assembler package used in common for the 78K/0 Series
CC78K/0 <sup>Notes 1, 2, 3, 4</sup>	C compiler package used in common for the 78K/0 Series
DF78098 <sup>Notes 1, 2, 3, 4</sup>	Device file used for the μPD78098 Subseries
CC78K/0-L <sup>Notes 1, 2, 3, 4</sup>	C compiler library source file used in common for the 78K/0 Series

**PROM Writing Tools**

PG-1500	PROM programmer
PA-78P054GC	Programmer adapter connected to the PG-1500
PG-1500 Controller <sup>Notes 1, 2</sup>	Control program for the PG-1500

**Debugging Tools**

IE-78000-R	In-circuit emulator used in common among the 78K/0 Series
IE-78000-R-A	In-circuit emulator used in common among the 78K/0 Series (for integrated debugger)
IE-78000-R-BK	Break board used in common among the 78K/0 Series
IE-78098-R-EM <sup>Note 8</sup> IE-780908-R-EM	Emulation board used in common for μPD78098 Subseries
IE-78000-R-SV3	Interface adapter and cable (for IE-78000-R-A) when the host machine is an EWS
IE-70000-98-IF-B	Interface adapter (for IE-78000-R-A) when the host machine is a PC-9800 Series (other than notebooks)
IE-70000-98N-IF	Interface adapter and cable (for IE-78000-R-A) when the host machine is a PC-9800 Series notebook
IE-70000-PC-IF-B	Interface adapter (for IE-78000-R-A) when the host machine is an IBM PC/AT™
EP-78230GC-R	Emulation probe used in common for μPD78234 Subseries
EV-9200GC-80	Socket to mount on the target system board that is created for 80-pin plastic QFP (GC-3B9 type)
SM78K0 <sup>Notes 5, 6, 7</sup>	System simulator used in common for 78K/0 Series
ID78K0 <sup>Notes 4, 5, 6, 7</sup>	Integrated debugger for IE-78000-R-A
SD78K/0 <sup>Notes 1, 2</sup>	Screen debugger for IE-78000-R
DF78098 <sup>Notes 1, 2, 4, 5, 6, 7</sup>	Device files used in common for μPD78098 Subseries

**Real-Time OS**

RX78K/0 <sup>Notes 1, 2, 3, 4</sup>	Real-time OS used for the 78K/0 Series
MX78K0 <sup>Notes 1, 2, 3, 4</sup>	OS used for the 78K/0 Series

**Fuzzy Inference Development Support System**

FE9000 <sup>Note 1</sup> /FE9200 <sup>Note 6</sup>	Fuzzy knowledge data creation tool
FT9080 <sup>Note 1</sup> /FT9085 <sup>Note 2</sup>	Translator
FI78K0 <sup>Notes 1, 2</sup>	Fuzzy inference module
FD78K0 <sup>Notes 1, 2</sup>	Fuzzy inference debugger

- Notes**
1. Based on PC-9800 Series (MS-DOS™)
  2. Based on IBM PC/AT™ and compatibles (PC DOS™/IBM DOS™/MS-DOS)
  3. Based on HP9000 Series 300™ (HP-UX™),
  4. Based on HP9000 Series 700™ (HP-UX), SPARCstation™ (SunOS™), and EWS-4800 Series (EWS-UX/V)
  5. Based on PC-9800 Series (MS-DOS + Windows™)
  6. Based on IBM PC/AT and compatibles (PC DOS/IBM DOS/MS DOS + Windows)
  7. Based on NEWS™ (NEWS-OS™)
  8. Maintenance product

**Remark** Use the RA78K/0, CC78K/0, SM78K0, RX78K/0, ID78K/0, and SD78K/0 in combination with the DF78098.

**APPENDIX B. RELATED DOCUMENTS**

**Documents Related to Devices**

Document	Document No.	
	English	Japanese
μPD78098B Subseries User's Manual	To be prepared	U12761J
μPD78095B, 78096B, 78098B Data Sheet	To be prepared	U12735J
μPD78P098B Data Sheet	To be prepared	To be prepared
78K/0 Series User's Manual Instruction	U12326E	U12326J
78K/0 Series Instruction Table	—	U10903J
78K/0 Series Instruction Set	—	U10904J
μPD78098B Subseries Special Function Register Table	—	To be prepared

**Documents Related to Development Tools (User's Manual) (1/2)**

Document		Document No.	
		English	Japanese
RA78K Series Assembler Package	Operation	EEU-1339	EEU-809
	Language	EEU-1404	EEU-815
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
CC78K Series C Compiler	Operation	EEU-1280	EEU-656
	Language	EEU-1284	EEU-655
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C Compiler Application Note	Programming know-how	EEA-1208	EEA-618
CC78K Series Library Source File		—	U12322J
PG-1500 PROM Programmer		EEU-1335	U11940J
PG-1500 Controller PC-9800 Series (MS-DOS) Based		EEU-1291	EEU-704
PG-1500 Controller IBM PC Series (PC DOS) Based		U10540E	EEU-5008
IE-78000-R		U11376E	U11376J
IE-78000-R-A		U10057E	U10057J
IE-78000-R-BK		EEU-1427	EEU-867
IE-780908-R-EM		To be prepared	To be prepared
EP-78230		EEU-1515	EEU-985
SM78K0 System Simulator Windows Based	Reference	U10181E	U10181J
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092E	U10092J

**Caution** The contents of the documents listed above are subject to change without prior notice. Make sure to use the latest edition when starting design.

**Documents Related to Development Tools (User's Manual) (2/2)**

Document		Document No.	
		English	Japanese
ID78K0 Integrated Debugger EWS Based	Reference	—	U11151J
ID78K0 Integrated Debugger PC Based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger Windows Based	Guide	U11649E	U11649J
SD78K/0 Screen Debugger	Introduction	—	EEU-852
PC-9800 Series (MS-DOS) Based	Reference	—	U10952J
SD78K/0 Screen Debugger	Introduction	U10539E	EEU-5024
IBM PC/AT (PC DOS) Based	Reference	U11279E	U11279J

**Documents Related to Embedded Software (User's Manual)**

Document		Document No.	
		English	Japanese
78K/0 Series Real-Time OS	Fundamental	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Fundamental	—	U12257J
Fuzzy Knowledge Data Input Tool		EEU-1438	EEU-829
78K/0, 78K/II, 87AD Series Fuzzy Interface Development Support System Translator		EEU-1444	EEU-862
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module		EEU-1441	EEU-858
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Knowledge Debugger		EEU-1458	EEU-921

**Other Documents**

Document		Document No.	
		English	Japanese
IC PACKAGE MANUAL		C10943X	
Semiconductor Device Mounting Technology Manual		C10535E	C10535J
Quality Grades on NEC Semiconductor Devices		C11531E	C11531J
Semiconductor Device Reliability/Quality Control System		C10983E	C10983J
Guide to Quality Assurance for Semiconductor Devices		MEI-1202	C11893J

**Caution** The contents of the documents listed above are subject to change without prior notice. Be sure to use the latest edition when starting design.



## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP, IEBus, and Inter Equipment Bus are trademarks of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT and PC DOS are trademarks of International Business Machines Corporation.

HP9000 Series 300, HP9000 Series 700, and HP-UX are trademarks of Hewlett Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.